Reduction of Current Leakage in VLSI Systems
نویسندگان
چکیده
منابع مشابه
Leakage Current Reduction in VLSI Systems
There is a growing need to analyze and optimize the stand-by component of power in digital circuits designed for portable and battery-powered applications. Since these circuits remain in stand-by (or sleep) mode significantly longer than in active mode, their stand-by current, and not their active switching current, determines their battery life. Hence, stringent specifications are being placed...
متن کاملMinimization of Leakage Current in VLSI Design
To meet the ever-increasing demand of high performance systems, more and more functions are integrated into single chip by scaling down the size of device. Leakage current is becoming an increasingly important fraction of total power dissipation of integrated circuits. As technology scales leakage current grows exponentially and become and increasingly large component of total power dissipation...
متن کاملLeakage Reduction ONOFIC Approach for Deep Submicron VLSI Circuits Design
Minimizations of power dissipation, chip area with higher circuit performance are the necessary and key parameters in deep submicron regime. The leakage current increases sharply in deep submicron regime and directly affected the power dissipation of the logic circuits. In deep submicron region the power dissipation as well as high performance is the crucial concern since increasing importance ...
متن کاملReview of Reduction of Leakage Current in Cascaded Multilevel Inverter
A primary goal of these systems is to increase the energy injected to the grid by keeping track of the maximum power point (MPP) of the panel, by reducing the switching frequency, and by providing high reliability. In the last years, multilevel converter topologies have been also considered in PV applications. Multilevel converter topologies can generate high-quality voltage waveforms with powe...
متن کاملReduction of Subthreshold Leakage Current in MOS Transistors
Submitted: Jun 27, 2013; Accepted: Aug 5, 2013; Published: Oct 3, 2013 Abstract: This paper presents a layout technique (double-finger and four-finger) for subthreshold leakage reduction in MOS transistor. NMOS and PMOS when simulated in different layout techniques show considerable reduction in subthreshold leakage and junction leakage currents by the use of double-finger and four-finger techn...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR Journal of Electronics and Communication Engineering
سال: 2017
ISSN: 2278-8735,2278-2834
DOI: 10.9790/2834-1203011522